Checking job availability...
Original
Simplified
Performs Functional Verification/Formal verification of IP logic to ensure design will meet specification requirements. Develops System Verilog (SV) Testbench and building RTL models in OVM/UVM environment. Develops Verification Plans base on microarchitecture specifications and drives technical reviews of plans. Executes verification plans in PSV environment to verify the design and uncover bugs. Develops tests content (SV, OVM/UVM), System Verilog Coverage Points & Assertions, debugging regressions involving Verification Testbench components (testbench modeling, environment, BFM, scoreboard, DUT, checkers/trackers/interactive debug)